By Topic

Performance estimation in MPSoC design with SDF graphs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Kamel Smiri ; University of Tunis El Manar, LIP2 Laboratory, FST, Campus Universitaire, 2092 Manar 2, Tunisia ; Abderrazak Jemai

Multi-Processor Systems-on-Chip (MPSoC) are going to be the leading hardware platform featured in embedded systems, if they aren't already. This article deals with the performance estimation problem on these systems. Its purpose is the validation of a performance estimation methodology, proposed by the LIP2 laboratory (Tunis Faculty of Sciences, Tunis, Tunisia). Using the SDF3 tool, we modeled (1) a multimedia application using SDF graphs, (2) a target NoC-MPSoC platform, and (3) a performance constraint of 25 frames per second. With the same tool, we executed several static analyses to estimate the performances of the application (1) when ran on the target platform (2). Two approaches were adopted that are described in further details: graph transformation and processor specialization.

Published in:

Sciences of Electronics, Technologies of Information and Telecommunications (SETIT), 2012 6th International Conference on

Date of Conference:

21-24 March 2012