By Topic

Impact of TSV induced thermo-mechanical stress on semiconductor device performance

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Hui Min Lee ; Electron. & Photonics Dept., A*STAR, Singapore, Singapore ; En-Xiao Liu ; Samudra, G.S. ; Er-Ping Li

Evaluation of the impact caused by Through-Silicon Vias (TSV) induced thermo-mechanical stress on device performance is becoming important due to the close proximity between TSVs and the semiconductor devices in 3D integration. From the literatures, there exist discrepancies between theory, simulated and experimental results presented. For accurate predictions, we simulated stress build-up by taking the full CMOS process flow into consideration. We considered the interaction between TSV, stressors such as tensile stress liner and Shallow Trench Isolation (STI) and device channel. From the results, it was found that the nMOSFET Ion variation is less than 2% at Keep Out Zone (KOZ) of 1 μm due to TSV induced stress while the Ion variation is about 30% due to the tensile stress liner. Hence, the impact of TSV induced stress on nMOSFET performance is insignificant compared to that of tensile stress liner in the device.

Published in:

Electrical Design of Advanced Packaging and Systems Symposium (EDAPS), 2012 IEEE

Date of Conference:

9-11 Dec. 2012