By Topic

Design and development of high bit rate QPSK demodulator

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Raghavendra, M.R. ; Spacecraft Checkout Group, ISRO Satellite Centre, Bangalore, India ; Sharada, S. ; Chandrasekharam, K. ; Sharma, A.
more authors

The Quadrature Phase Shift Keying(QPSK) demodulator being presented here is designed based on Modified Costas loop technique to demodulate data rates upto 2 × 200Mbps. This paper highlights the design challenges involved in handling very high data rates in the analog domain with minimum cross-talk between I & Q chains and distortion in the demodulated signal. This paper also discusses about the ambiguity free lock detection in the Costas loop. Achieved Bit Error Rate(BER) performance with analog implementation has been quite encouraging.

Published in:

Electronics, Computing and Communication Technologies (CONECCT), 2013 IEEE International Conference on

Date of Conference:

17-19 Jan. 2013