By Topic

A secondary synchronization signal detection implementation for LTE downlink on a multi-core processor platform

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Xueqiu Yu ; State Key Lab of ASIC and System, Fudan University, Shanghai 201203, P.R. China ; Maofei He ; Zhiyi Yu ; Xiaoyang Zeng

This paper presents an implementation for secondary synchronization signal (SSS) detection in LTE downlink based on a multi-core processor platform. In LTE initial cell search procedure, the SSS is used for cell-identity group detection and 10 ms frame timing. The multi-core processor platform is a mesh array consists of SIMD (Single Instruction Multiple Data) cores. Thanks to its programmability and reconfigurability, the multi-core processor platform is well suited for wireless communication applications. An implementation of SSS detection with the throughput of 105.9 Mbps is achieved by deeply excavating the task-level parallelism among several cores and mapping based on route-length-minimized principle, which shows the advantage of multi-core processor platform.

Published in:

Solid-State and Integrated Circuit Technology (ICSICT), 2012 IEEE 11th International Conference on

Date of Conference:

Oct. 29 2012-Nov. 1 2012