Skip to Main Content
CMOS latchup is a concern of standard cells in digital and analog design for peripheral I/O implementations. In this paper, I/O to I/O latchup analysis will be discussed. Test structures, and experimental results of I/O to I/O design issues will be shown. Interesting experimental effects have been observed and will be discussed for the first time.