By Topic

Low cost VLSI design of the LDPC decoder in Advanced Broadcasting System for Satellite

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Jianing Su ; Adv. Circuit & Syst. Lab., Suzhou Inst. of Nano-tech & Nano-Bionics, Suzhou, China ; Zhenghao Lu

In this paper, a low cost VLSI implementation of an LDPC decoder for the Advanced Broadcasting System of Satellite (ABS-S) is presented. The decoder is fully compatible with all the 8 code rates in ABS-S standard. The layered decoding with sorted scheduling architecture is employed and the scaled min-sum belief propagation method is used for check node update. The CRC check is embedded into the decoding process to gain the best early stopping effect in decoding iterations. The decoder is implemented in Altera FPGA and results show that the proposed decoder is suitable for satellite broadcasting application ABS-S and its scheme can be generalized in other quasi-cyclic structured LDPC codes.

Published in:

Solid-State and Integrated Circuit Technology (ICSICT), 2012 IEEE 11th International Conference on

Date of Conference:

Oct. 29 2012-Nov. 1 2012