Scheduled System Maintenance:
On Monday, April 27th, IEEE Xplore will undergo scheduled maintenance from 1:00 PM - 3:00 PM ET (17:00 - 19:00 UTC). No interruption in service is anticipated.
By Topic

Integration of high-level modeling, formal verification, and high-level synthesis in ATM switch design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Rajan, S.P. ; Fujitsu Labs. of America, Santa Clara, CA, USA ; Fujita, M.

We present a high-level ATM switch design methodology, beginning with parametric high-level model, debugging the model using a combination of formal verification and simulation, and synthesizing the model to a gate-level implementation. Our parametric model of an ATM switch has been used to automatically synthesize ATM switches of customers' choices by choosing concrete values of the generic parameters. The difficulty in validating ATM switch design arises not only due to parametrization, but also due to delicate control module design involved in concurrent processes communicating through shared signals. We provide a pragmatic combination of simulation, model checking, and theorem proving to gain confidence in the correctness of ATM switch design

Published in:

VLSI Design, 1998. Proceedings., 1998 Eleventh International Conference on

Date of Conference:

4-7 Jan 1998