A fast two-level logic minimizer | IEEE Conference Publication | IEEE Xplore