Cart (Loading....) | Create Account
Close category search window
 

Finite state machines: a deeper look into synthesis optimization for VHDL

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Nebhrajani, V.A. ; VLSI Design Team, Pune Univ. Campus, India ; Suthar, N.

This paper provides a deeper insight into the synthesis mechanism of VHDL tools. It examines three methods of writing VHDL code, and each of the three models finite state machines in a different way. There can be significant reductions in the VLSI area and improvements in performance by adopting a certain modeling style, but this is at the cost of writing low level VHDL code, thereby undermining the purpose of VHDL as the design, entry medium. However, there is a simpler approach, which is demonstrated by a software tool called vtvt which allows writing VHDL code at high level and optimizes for area and performance without the burden of writing and maintaining low level code

Published in:

VLSI Design, 1998. Proceedings., 1998 Eleventh International Conference on

Date of Conference:

4-7 Jan 1998

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.