By Topic

Double pass-transistor logic for high performance wave pipeline circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
R. S. Parthasarathy ; Dept. of Electr. & Comput. Eng., State Univ. of New York, Buffalo, NY, USA ; R. Sridhar

Wave pipelining is a digital design technique that can be applied to combinational logic circuits to increase the throughput of the system without increasing the demand for storage space and power. The internal capacitances of the gates are used for storage. The gate library for wave pipelining should have input independent, functionality independent and load capacitance independent delays. Conventional static CMOS has input dependent delay and is not suitable for wave pipelining. The wave pipelining design technique requires path delay equalization along all paths from the input to output. Delay balancing is achieved in a design by means of a process called “tuning”. Rough tuning, is performed to balance all the paths with the same number of gates and fine tuning is done to adjust the sizes of transistors in the driver gate for different loads. The design styles that have been proposed for wave pipelining have unbalanced input loading and this results in complex fine tuning process. In this paper double pass transistor logic style (DPL) gates are modified to form a library of basic gates having perfect input symmetry. The balanced input capacitance of the DPL gates makes the fine tuning process less computation intensive. A fine tuning method is presented in this paper for wave pipeline designs with DPL logic. An 8 bit adder was designed and the results are presented to show the performance efficiency of double pass transistor logic for wave pipelining

Published in:

VLSI Design, 1998. Proceedings., 1998 Eleventh International Conference on

Date of Conference:

4-7 Jan 1998