Scheduled System Maintenance on May 29th, 2015:
IEEE Xplore will be upgraded between 11:00 AM and 10:00 PM EDT. During this time there may be intermittent impact on performance. For technical support, please contact us at onlinesupport@ieee.org. We apologize for any inconvenience.
By Topic

A 247 µW 800 Mb/s/pin DLL-Based Data Self-Aligner for Through Silicon via (TSV) Interface

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
4 Author(s)
Soo-Bin Lim ; Dept. of Nano-Semicond. Eng., Korea Univ., Seoul, South Korea ; Hyun-Woo Lee ; Junyoung Song ; Chulwoo Kim

Among the stacked dies using through silicon via (TSV), data conflictions occur due to process mismatches, which decrease the data valid window and consume unwanted power due to the short circuit current. This paper presents the DLL-based data self-aligner (DBDA), which reduces data conflictions among stacked dies. The stacked dies employing the proposed DBDAs automatically align their data output timings without relying on any control signals from the master die or an extra signal among the stacked die. The DBDA reduces the data confliction time (tDC) due to process, voltage and temperature (PVT) variations from 500 ps to 50 ps and thereby reduces the short current from 3.62 mA to 0.41 mA. The proposed DBDA has two operation modes: the synchronous self-align mode (SSAM), in which the data is aligned in the external clock domain and the asynchronous self-align mode (ASAM). The lock time of DBDA is less than 20 cycles in SSAM. Additionally, the lock detector (LD) and proposed re-calibrator help the DBDA to find the optimal calibration period under temperature variation. They also reduce the calibration current of DBDA by 45.5%. A prototype DBDA implemented in 130 nm CMOS technology dissipates 247 μW for 800 Mb/s/pin. For reduction of the leakage current during the power down mode or the self-refresh mode, this paper proposes a leakage current controller, which reduces the leakage power by 90.5%.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:48 ,  Issue: 3 )