By Topic

Nonlinear Current Control for Power Electronic Converters: IC Design Aspects and Implementation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Miodrag Nikolić ; Inst. of Electrodynamics, Microwave & Circuit Eng., Vienna Univ. of Technol., Vienna, Austria ; Reinhard Enne ; Bernhard Goll ; Horst Zimmermann

This letter provides design guidelines and presents a fully integrated implementation of the recently proposed nonlinear average current control (NACC) algorithm for power factor correction and dc-dc converters. The control performance and dynamics of the current-mode controlled power electronic converter strongly depends on the accuracy of the applied current sensing method. Several current sensing methods have been proposed in the literature, including the senseFET method, which is suitable for on-chip current measurement. This letter presents a modification of the senseFET on-chip current sensing technique dedicated for an ultrahigh sensing ratio and suited for the current sensing processing, which gives current-type output what fits well with the NACC control method, thus further simplifying the converter design and reducing cost as well as noise sensitivity of the control circuitry. Hence, the need for a voltage-to-current and current-to-voltage transformation circuit is eliminated. Therefore, the proposed method of the current sensing is applicable to any boost-like converter, whose control system requires an extremely high sensing ratio to be achieved. Nevertheless, it is especially well suited to be combined with an NACC control circuitry irrespective of the required sensing ratio. Experimental results verify the proposed design done in 0.35-μm HV triple-well CMOS technology.

Published in:

IEEE Transactions on Power Electronics  (Volume:28 ,  Issue: 11 )