By Topic

Partitioning VLSI floorplans by staircase channels for global routing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Majumder, S. ; Dept. of Electr. & Comput. Eng., Rutgers Univ., Piscataway, NJ, USA ; Nandy, S.C. ; Bhattacharya, B.B.

This paper identifies a new problem of geometric partitioning of VLSI floorplans, called mincost staircase partitioning. We propose a framework for channel definition in global routing. In a VLSI floorplan, the isothetic rectangular circuit modules are placed on a 2-D floor with nets attached to each block. The objective of global routing is to determine the channels through which the terminals attached to different modules belonging to the same net are connected. Here we have mapped the global routing problem into a series of hierarchical staircase channel routing. To minimize the routing congestion, in each level of hierarchy we find a monotone staircase channel minimizing the number of distinct nets, having terminals on both sides of the channel. We give an O(n×k) time algorithm for the two-terminal net problem, where n and k are the number of blocks and distinct nets respectively. For multi-terminal nets the time complexity is O((n+k)×T), T being the total number of terminals on the floor

Published in:

VLSI Design, 1998. Proceedings., 1998 Eleventh International Conference on

Date of Conference:

4-7 Jan 1998