By Topic

FPGA implementation of simple digital signal processor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Marko Butorac ; University of Zagreb, Faculty of Electrical Engineering and Computing, Unska 3, 10000, Croatia ; Mladen Vucic

Field-programmable gate arrays (FPGAs) allow rapid prototyping, which results in fast time to market. Unfortunately, even they cannot free the designer of hard and time-consuming development of digital hardware. This task can be simplified by moving some computations from dedicated hardware to a processor, thus raising the design process to a higher level of abstraction. In recent years such trend has also been noticeable in the design of FPGA based systems for digital signal processing. In this paper, we consider FPGA implementation of a digital signal processor that is optimized for calculation of the inner product of complex vectors. The processor allows simple cascading. It is suitable for processing of blocks of data, for example in software defined radio.

Published in:

Electronics, Circuits and Systems (ICECS), 2012 19th IEEE International Conference on

Date of Conference:

9-12 Dec. 2012