By Topic

A new low-noise FET structure

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
G. A. Truitt ; Texas Instruments Inc., Dallas, TX, USA ; D. D. Heston ; J. L. Klein

A novel monolithic FET topology has demonstrated improved minimum noise figure when compared with a conventional pi-gate FET. The structure, referred to as the spider FET, has allowed noise figures to be achieved in monolithic LNA applications that are 0.3 dB lower than in the standard 0.5-μm GaAs MESFET ion-implantation process. The improved spider FET performance is achieved by reducing the gate feed resistance and minimizing the parasitic gate-to-source capacitance in the region of the gate feed. The spider FET shows promise in 0.25-μm MESFET and HEMT (high electron mobility transistor) applications, as well as in power FET applications

Published in:

IEEE Transactions on Microwave Theory and Techniques  (Volume:38 ,  Issue: 12 )