Referenced Items are not available for this document.
In this paper, low-power Multi-Threshold MOS Current Mode Logic (MT-MCML) asynchronous pipeline circuits have been proposed. The circuits employ the use of multiple threshold MOS transistors to reduce the supply voltage requirement thereby decreasing their power consumption. The proposed circuits have been implemented and simulated in PSPICE using 0.18 μm CMOS technology parameters. Their performance with the conventional MCML circuits indicates that the proposed circuits consume less power than the conventional ones.
Published in:
Power Electronics (IICPE), 2012 IEEE 5th India International Conference on
Date of Conference: 6-8 Dec. 2012
- Page(s):
- 1 - 4
- ISSN :
- 2160-3162
- Print ISBN:
- 978-1-4673-0931-8
- INSPEC Accession Number:
- 13308002
- Conference Location :
- Delhi
- Digital Object Identifier :
- 10.1109/IICPE.2012.6450433
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
