By Topic

Rapid model-based prototyping tool for SDR on a RC platform

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Katz, S. ; Dept. of Electr. Eng., Univ. of Cape Town, Rondebosch, South Africa ; Winberg, S. ; Mishra, A.

Graphical visualisation, Electronic Design Automation (EDA) tools and reuse of intellectual property are established methods for increasing the speed and productivity of FPGA system design. Many commercial EDA products for FPGA development use graphical visualisation of Hardware Description Language (HDL) code to assist engineers. However, these tools usually don't abstraction clock or bus signals. Furthermore, reuse of HDL modules tends to involve much time spent connecting a range of commonly understood connectors for the module to work; automating these connection tasks could save time and simplify designs. This paper presents a model-based rapid prototyping tool for use in SDR on a reconfigurable computing platform. The tool will facilitate a novice developer or researcher to develop and experiment with SDR processing applications deployed on a FPGA platform. A prototype version of this tool, which integrates with Xilinx EDK, is presented in this paper together with results of testing the tool by implementing an example FM receiver chain.

Published in:

Parallel Distributed and Grid Computing (PDGC), 2012 2nd IEEE International Conference on

Date of Conference:

6-8 Dec. 2012