By Topic

A 12-b, 60-MSample/s cascaded folding and interpolating ADC

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
P. Vorenkamp ; Broadcom Corp., Irving, CA, USA ; R. Roovers

This paper describes the analysis, design, and experimental results of a 12-b, 60-MSample/s analog-to-digital converter (ADC). This ADC is based on a cascaded folding and interpolating architecture. The ADC is optimized for digital telecommunication applications. The cascaded folding and interpolating ADC architecture is introduced, optimizing the overall performance of this converter. The integrated track and hold amplifier enables an SNR>66 dB and a THD<72 dB, measured over an analog input signal bandwidth of 70 MHz. The ADC is realized in a 13-GHz, 1-μm BiCMOS process and measures 7 mm2 , while dissipating 300 mW from a single 5.0 V supply

Published in:

IEEE Journal of Solid-State Circuits  (Volume:32 ,  Issue: 12 )