By Topic

Hardware implementations of multi-layer feedforward neural networks and error backpropagation using 8-bit PIC microcontrollers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $33
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
J. Tang ; Dept. of Electr. & Electron. Eng., Central Lancashire Univ., Preston, UK ; M. R. Varley ; M. S. Peak

This paper describes the authors' recent development work involving the use of EPROM-based microcontrollers for implementation of artificial neural networks. The microcontrollers used are selected from the PIC family of devices, which are 8-bit devices employing a reduced instruction set computer (RISC) and Harvard architectures. The primary motivation for this work is to develop implementations of small neural networks which are simple to understand and experiment with, enabling them to be used as aids in the undergraduate teaching of neural networks and in demonstrations of their basic principles. Practical issues are addressed and results are presented for implementations of a single neuron and a small feedforward neural network. In each case on chip training is incorporated using the delta rule and the error backpropagation algorithm respectively. Proposals for hardware implementations of larger networks are included

Published in:

Neural and Fuzzy Systems: Design, Hardware and Applications (Digest No: 1997/133), IEE Colloquium on

Date of Conference:

9 May 1997