By Topic

Variation mitigation technique in SRAM cell using adaptive body bias

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Kushwaha, S. ; Dept. of Electron. & Commun. Eng., Birla Inst. of Technol., Ranchi, India ; Prasad, S. ; Islam, A.

This paper presents a circuit technique for designing a variability aware SRAM cell operable at near threshold region. The architecture of the proposed cell is similar to the standard 6T SRAM cell with the exception that DTMOS is used for the access FETs and DSBB (dynamically swapped body bias) scheme is used for feedback and feed-forward inverters of the cell. In this work, various design metrics of the proposed design are assessed and compared with conventional 6T at iso-device area.

Published in:

Communications, Devices and Intelligent Systems (CODIS), 2012 International Conference on

Date of Conference:

28-29 Dec. 2012