Cart (Loading....) | Create Account
Close category search window
 

A V-band CMOS frequency quadrupler with 3-dBm output power

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Jhu-Rong Syu ; Dept. of Electr. Eng., Nat. Taiwan Univ., Taipei, Taiwan ; Kun-Yao Kao ; Kun-You Lin

A V-band frequency quadrupler implemented in 90-nm LP CMOS process is proposed with 3-dBm output power. This frequency quadrupler consists of a 30-GHz frequency doubler, a 30-GHz buffer amplifier and a 60-GHz frequency doubler. The measured maximum conversion gain is 3 dB at 66 GHz, and the 3-dB bandwidth is from 62 to 70 GHz under 0-dBm input drive power. Harmonic suppressions of the fundamental, the second and the third harmonics are all better than 30 dB. The dc power consumption is 53.4 mW, and the chip size is 0.57 × 0.59 mm2.

Published in:

Microwave Conference Proceedings (APMC), 2012 Asia-Pacific

Date of Conference:

4-7 Dec. 2012

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.