By Topic

A low power, high speed, IF range Flash Type ADC designed with the concept of TMCC and Binary Counter

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Sagar Mukherjee ; Department of Electronics and Communication Engineering, MCKV Institute of Engineering, Liluah, Howrah, West Bengal, India ; Dipankar Saha ; Posiba Mostafa ; Deepon Saha
more authors

In this paper the implementation of a low power high speed 3-bit Flash Type ADC is reported using 180 nm CMOS technology. The concept of Threshold Modified Comparator Circuit (TMCC) is introduced as a modification of the conventional comparator. The reported structure of the ADC occupies an active area of 0.012 mm2 and consumes 179 μWatt of Average Power while operating with an input frequency (fin) of 10 MHz, and a supply voltage of 1.8Volt. This fin can further be increased to a value of 15 MHz, yielding the Average Power consumption of 209 μWatt. For this proposed architecture, the maximum sampling rate is obtained as 0.044 GSPS. At 0.044 GSPS sampling rate, the Signal to Noise plus Distortion Ratio (SNDR) is found to be 19.82 dB.

Published in:

2012 Annual IEEE India Conference (INDICON)

Date of Conference:

7-9 Dec. 2012