By Topic

Utilizing register transfer level false paths for circuit optimization with a logic synthesis tool

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Iwagaki, T. ; Grad. Sch. of Inf. Sci., Hiroshima City Univ., Hiroshima, Japan ; Mikami, T. ; Ichihara, H. ; Inoue, T.

This paper presents a circuit optimization flow with a logic synthesis tool in a situation where register transfer level (RTL) false paths are given. RTL false path information can be utilized to obtain a more optimized circuit in logic synthesis. It is important to consider which RTL false paths are useful in logic synthesis so that an optimized circuit can be synthesized efficiently. The characteristics of such effective RTL false paths are analyzed from synthesis results in preliminary experiments. On the basis of the analysis, this paper formulates the problem of selecting RTL false paths and proposes a solution for it. Experimental results show that the proposed false path selection algorithm is effective in reducing area, delay and synthesis time compared with several possible false path selection methods.

Published in:

Circuits and Systems (APCCAS), 2012 IEEE Asia Pacific Conference on

Date of Conference:

2-5 Dec. 2012