By Topic

A design for testability of non-volatile memory reliability test for automotive embedded processor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Chung Chuang ; Information and Communication Research Laboratories, Industrial Technology Research Institute, Hsinchu, Taiwan ; Chun-Yen Wu ; Chi-Chun Hsu ; Li-Ren Huang
more authors

The reliability of non-volatile memory is a very important and critical issue for automotive embedded processors. In addition to the reliable cell as well as read and write circuitry design, the testing of endurance, burn-in, and run time safety design are all required in order to provide a reliable embedded non-volatile memory. In this paper, a novel architecture for the reliability test of non-volatile memory in embedded processor is proposed. The proposed approach especially meets the requirement for the reliability test of automotive electronics. Moreover, the extra hardware cost is minimized in the proposed methodology to cover all the testing requirements. By applying the proposed approach, the safety and memory space usage can be further optimized.

Published in:

Circuits and Systems (APCCAS), 2012 IEEE Asia Pacific Conference on

Date of Conference:

2-5 Dec. 2012