By Topic

When are transmission-line effects important for on-chip interconnections?

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

17 Author(s)
A. Deutsch ; IBM Thomas J. Watson Res. Center, Yorktown Heights, NY, USA ; G. V. Kopcsay ; P. J. Restle ; H. H. Smith
more authors

Short, medium, and long on-chip interconnections having linewidths of 0.45-52 μm are analyzed in a five-metal-layer structure. We study capacitive coupling for short lines, inductive coupling for medium-length lines, inductance and resistance of the current return path in the power buses, and line resistive losses for the global wiring. Design guidelines and technology changes are proposed to achieve minimum delay and contain crosstalk for local and global wiring. Conditional expressions are given to determine when transmission-line effects are important for accurate delay and crosstalk prediction

Published in:

IEEE Transactions on Microwave Theory and Techniques  (Volume:45 ,  Issue: 10 )
IEEE RFIC Virtual Journal
IEEE RFID Virtual Journal