Scheduled System Maintenance on May 29th, 2015:
IEEE Xplore will be upgraded between 11:00 AM and 10:00 PM EDT. During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

Design and implementation of efficient CODECs for on-chip buses to reduce both crosstalk delay and power dissipation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Rao, J.V. ; Dept. of ECE, Vignan Inst. of Technol. & Sci., Hyderabad, India ; Rao, P.S.

With shrinking of Integrated Circuits feature sizes, the separation between the wires decreases which causes the coupling capacitance to increase, which in turn increases the crosstalk between the wires. The on-chip crosstalk causes, power consumption of interconnects and delay to increase. As the complexity of integrated circuits increase, the bus width increases, this causes the signal integrity issues. On-chip long wires that have large capacitance and coupling capacitance between wires are dominant in deep sub-micron process. In modern day CMOS circuit design, minimizing the power dissipation and the delay due to cross-talk in data propagation has been of much great interest to the research community. An important component of power consumption and delay due to crosstalk in processors is the transmission of data through high capacitance system-level buses. Crosstalk induced delay and power consumption have become a major determinant of the system performance. Reducing crosstalk can greatly boost the system performance. Bus encoding Schemes can achieve the same amount of bus delay improvement as passive shielding with a much lower area overhead. This paper provides a codec design and its experimental results.

Published in:

Computing and Communication Systems (NCCCS), 2012 National Conference on

Date of Conference:

21-22 Nov. 2012