By Topic

Complimentary Polarizers STT-MRAM (CPSTT) for On-Chip Caches

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
2 Author(s)
Xuanyao Fong ; Dept. of Electr. & Comput. Eng., Purdue Univ., West Lafayette, IN, USA ; Roy, K.

Spin-transfer torque magnetic random access memory devices (STT-MRAMs) show great promise as a candidate technology for on-chip caches. In this letter, we propose a new STT-MRAM bit-cell structure that is suitable for on-chip caches compared with the standard STT-MRAM bit-cell (SSC). Scalability of our proposed structure is studied with the aid of micromagnetic and circuit simulators. Results show that our proposed bit-cell is more scalable than the SSC, achieving>; 4× better write margin, >; 65% better sensing margin, lower read disturb failures, and subnanosecond sensing delays.

Published in:

Electron Device Letters, IEEE  (Volume:34 ,  Issue: 2 )