By Topic

A high performance fault tolerant system for on-board signal processing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Ao Shen ; Sch. of Micro Electron., Shanghai Jiao Tong Univ., Shanghai, China ; Kang Xia ; Yuzhuo Fu ; Ting Liu
more authors

The conventional techniques in space mission design put great emphasis on system reliability while the performance is usually quite limited, which can barely meet the highly increasing computation demand from nowadays real-time applications. To solve this problem, a High Performance Fault Tolerant System (HPFTS) architecture for on-board signal processing is presented in this paper. This DSP-based system, with specially designed efficient compare-point mechanism and parallel processing scheme, can dynamically adapt its redundancy level according to varying radiation conditions to archive the best overall performance. The evaluation results show that under a correlation function based benchmark test, the proposed HPFTS prototype can provide a potential of high processing capacity with the promise of required reliability.

Published in:

Electronics and Telecommunications (ISETC), 2012 10th International Symposium on

Date of Conference:

15-16 Nov. 2012