By Topic

Energy-aware SA-based instruction scheduling for fine-grained power-gated VLIW processors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Uchida, M. ; Grad. Sch. of Sci. & Eng., Ritsumeikan Univ., Kusatsu, Japan ; Taniguchi, I. ; Tomiyama, H. ; Fukui, M.

Reducing energy consumption is an important problem in the embedded system design, and especially, the leakage energy reduction has now become crucial. In order to reduce the leakage energy, power gating is a promising technique which realizes partial power shutdown at standby time. However, the power gating usually causes performance and energy overheads, and this makes the instruction scheduling complicated. In this paper, we propose energy-aware SA-based instruction scheduling for fine-gained power-gated VLIW processors as fast and accurate instruction scheduling. The experimental results show that the proposed instruction scheduling outputs almost optimal results such that the error between the optimal scheduling is less than 5%. The calculation time to perform the scheduling is also drastically reduced by 95 times than the LP solver.

Published in:

SoC Design Conference (ISOCC), 2012 International

Date of Conference:

4-7 Nov. 2012