Cart (Loading....) | Create Account
Close category search window
 

Power gating technique in pacemaker design on FPGA

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Hoang Trang ; Univ. of Technol., Ho Chi Minh City, Vietnam ; Le Trung Khoa

This study presents power gating techniques to reduce the power consumption in pacemaker device. A novel structure based on power technique in pacemaker device is presented. Experimental results in power reduction and cost overhead by using proposed structure are given. The result in saving power consumption-up to 25%- would be promising because the structure could last usage time of pacemaker device longer than normal structure. However, the cost overhead appears but is smaller than 0.65% in indicators of logic element, combinational function, and logic register.

Published in:

Advanced Technologies for Communications (ATC), 2012 International Conference on

Date of Conference:

10-12 Oct. 2012

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.