Cart (Loading....) | Create Account
Close category search window

Methodology for fault grading high speed I/O interfaces used in complex Graphics Processing Unit

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
5 Author(s)
Khare, A. ; Nvidia Graphics, Bangalore, India ; Kishore, P. ; Reddy, S. ; Rajan, K.
more authors

Graphics Processing Unit (GPU) requires I/O bandwidth of the order of Gbps which can be met by implementation of High Speed Serializer/Deserializer differential I/Os with clock embedded in data stream, traditionally tested using functional Built In Self Test (BIST). Implementation of these I/Os on complex graphics chip poses requirement for fault grading these I/Os. This paper presents the challenges involved in fault grading SerDes I/Os used in Nvidia's GPU chips and proposes methodology for extracting fault coverage numbers using industry standard tools.

Published in:

Test Conference (ITC), 2012 IEEE International

Date of Conference:

5-8 Nov. 2012

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.