By Topic

Dual boost high performances Power Factor Correction (PFC) control strategy implemented on a low cost FPGA device, using a custom sfloat24 developed math library

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
F. Parillo ; Department of Electrical Engineering and Information University of Cassino, Via G. Di Biasio 43, I-03043, Cassino (FR) - Italy

In this paper are described a PI controller and an Active Filtering control strategy, applied to a Dual Boost Power Factor Correction (PFC) implementation, on a low cost FPGA device, using a custom developed sfloat24 math library. The implemented control strategy consists in an optimized power sharing where the active filtering approach is used to increase the current quality and at the same time to reduce the switching losses. The simulation results show that the sfloat24 floating point, IEEE 754 compliant, digital PI controller and the active filtering approach outperform by high-speed response, better precision, minor error and high dynamic range. Both the simulation and experimental results show that the adopted control strategy for PFC achieves near unity power factor and a not negligible switching losses reduction.

Published in:

2012 47th International Universities Power Engineering Conference (UPEC)

Date of Conference:

4-7 Sept. 2012