By Topic

“Free” Razor: A novel adaptive voltage scaling low power technique for data path SoC designs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Yuejian Wu ; Infinera, Ottawa, ON, Canada ; Thomson, S. ; Han Sun ; Krause, D.
more authors

This paper proposes a novel adaptive voltage scaling low power design methodology for large System on Chip (SoC) that demands constant data throughput. The proposed technique scales the supply voltage to the SoC based on operating conditions and bit error rate (BER) margin available in a system. It allows occasional timing errors in the circuit and relies on a forward error correction (FEC) that exists in the system to correct the errors. As a result, the proposed technique requires no hardware overhead but yields significant power savings. More importantly, it does not require any circuit modification based on place and route, thus easy to implement and has no impact on time to market. The new technique has been implemented in a complex telecom SoC design and silicon measurement shows power savings up to 46%.

Published in:

SOC Conference (SOCC), 2012 IEEE International

Date of Conference:

12-14 Sept. 2012