By Topic

78 nW ultra-low-power 17 kS/s two-step-successive approximation register analogue-to-digital converter for RFID and sensing applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $33
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
I. Kianpour ; Electronic Circuits and Systems Lab, Electrical and Computer Engineering Department, Hakim Sabzevari University, Sabzevar, Iran ; M. Baghaei-Nejad ; L. -R. Zheng

In this study an ultra-low-power successive approximation register (SAR) analogue-to-digital converter (ADC) for radio frequency identification (RFID) applications is presented. Several techniques are used to further reduce power consumption and relatively elevate the speed of the conventional SAR ADC. These techniques include a low-power comparator with no static current, a dual-stage (resistor-string/capacitive dividing) architecture as digital-to-analogue converter (DAC), and utilising low-power design with the aid of low supply voltages: 0.7 V for DAC, and 0.5 V for SAR block and pulse generator circuitry (PGC). In the DAC architecture fine search will be performed by only two C and 15C capacitors which reduce the silicon area significantly. The circuit designed in 0.18 m complementary metal-oxide-semiconductor (CMOS), technology and post-layout simulations show that the 8-bit core ADC consumes almost 78.4 nW at 17.8 kS/s speed whereas the PGC block consumes 84.1 nW. The results show that the proposed ADC has higher speed with almost the same power consumption in comparison to its charge redistribution counterparts.

Published in:

IET Circuits, Devices & Systems  (Volume:6 ,  Issue: 6 )