By Topic

Enhanced bandwidth current controller for FPGA based inverter drives - a detailed analysis and implementation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Senicar, F. ; Inst. of Electr. Machines & Drives, Univ. of Wuppertal, Wuppertal, Germany ; Bartsch, A. ; Kruger, B. ; Soter, S.

This paper presents the optimization of the current control loop implemented in a field programmable gate array (FPGA) based inverter. The bandwidth of the current controller is significantly enhanced by reducing the delay times to its theoretical minimum. The optimizations are at first analyzed on a theoretical basis and afterwards verified on the actual target system. It is discussed, that the optimized current controller can be implemented without any drawbacks in terms of available output voltage. It is shown, that the significant reduction of delay times can be implemented in practice, greatly enhancing the bandwidth of the current controller, thus allowing a much higher controller gain.

Published in:

IECON 2012 - 38th Annual Conference on IEEE Industrial Electronics Society

Date of Conference:

25-28 Oct. 2012