Notification:
We are currently experiencing intermittent issues impacting performance. We apologize for the inconvenience.
By Topic

Impact of Extrinsic Capacitances on FinFET RF Performance

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Tinoco, J.C. ; Telecommun. Dept. of the Eng. Sch., Nat. Autonomous Univ. of Mexico, Mexico City, Mexico ; Salas Rodriguez, S. ; Martinez-Lopez, A.G. ; Alvarado, J.
more authors

Triple-Gate FinFETs have been demonstrated to be promising to push further the down scaling of CMOS technology, because of their high immunity against the so-called short channel effects. However, due to their three-dimensional (3-D) architecture, strong degradation of their analog characteristics has been reported, basically due to large extrinsic resistances and capacitances. In this paper, based on measurements and 3-D numerical simulations, we analyze the impact of the extrinsic gate capacitances on the RF behavior of FinFETs. It is shown that the reduction of the fin spacing, the modification of the fin geometrical aspect ratio (height/width) as well as the optimization of the fin spacing-fin Source/Drain extension ratio can significantly improve the FinFET RF performance.

Published in:

Microwave Theory and Techniques, IEEE Transactions on  (Volume:61 ,  Issue: 2 )