By Topic

An in-sequence guaranteed space-memory-memory Clos-network architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Yupeng Tian ; Dept. of Comput. Sci. & Technol., Tsinghua Univ., Beijing, China ; Xiaoping Zhang ; Menghan Li ; Haixiang Zhang

Out-of-sequence (OOS) is a problem faced by most multistage Clos-network switches. One classical three-stage Clos-network switch structure is to use round-robin to achieve load balancing at the first stage, then switch stage by stage at the latter two stages, using SAR (segments and reassemble) which has to deal with OOS. To address this problem, we propose Frame-based Fair Round-robin (FFRR) for the first stage. Theoretical analyses and simulation results show that FFRR achieves excellent performance - 100% throughput and low delay. Then we develop a three-stage Clos-network structure, which performs outstandingly without speedup.

Published in:

2012 International Conference on ICT Convergence (ICTC)

Date of Conference:

15-17 Oct. 2012