By Topic

Low complexity SDR transceiver design using Simulink, Matlab and Xilinx

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Hassan, H. ; Fac. of Electr. Eng., Univ. Teknol. MARA, Shah Alam, Malaysia ; Yahaya, C.K.H.C.K. ; Ahmad, N. ; Bakhtir, N.I.S.

The revolution of modern radio communication application such as radar, electronic warfare and signal intelligence using SDR technology has open an interest among researchers to adopt the technology in wireless communication system. This paper is focused on mechanisms and methodology to implement a low complexity SDR transceiver using Simulink, Matlab and Xilinx for FPGA environment. In this design, a spectrum frequency between 5 MHz to 20 MHz is sampled using QPSK modulation technique to achieve encoding and decoding of IF signal. The mechanisms and methodology of proposed transceiver design would help in SDR designing by providing a fast way altering a system with low complexity. It also opens the possibility of integrating cognitive radio aspect into wireless networks such as 3G and 4G in the future.

Published in:

ICT Convergence (ICTC), 2012 International Conference on

Date of Conference:

15-17 Oct. 2012