By Topic

Impact of high level transforms on high level synthesis for motion detection algorithm

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
H. Ye ; ST Microelectronics, F-38019 Grenoble, France ; L. Lacassagne ; D. Etiemble ; L. Cabaret
more authors

High Level Synthesis for System on Chip is a challenging way to cut off development time, while assuming a good level of performance. But the HLS tools are limited by the abstraction level of the description to perform some high level transforms. This paper evaluates the impact of such high level transforms for ASICs and softcores on FPGA. On the representative example of motion detection, we show that we have a speedup of ×1.5 for a softcore on FPGA and ×2.5 for an ASIC while the energy is divided by a factor ×2.90 for the ASIC.

Published in:

Design and Architectures for Signal and Image Processing (DASIP), 2012 Conference on

Date of Conference:

23-25 Oct. 2012