By Topic

A high performance and low energy intra prediction hardware for HEVC video decoding

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Kalali, E. ; Fac. of Eng. & Natural Sci., Sabanci Univ., Istanbul, Turkey ; Adibelli, Y. ; Hamzaoglu, I.

Intra prediction algorithm in the recently developed High Efficiency Video Coding (HEVC) standard has very high computational complexity. Therefore, in this paper, we propose novel techniques for reducing amount of computations performed by intra prediction algorithm in HEVC decoder, and therefore reducing energy consumption of intra prediction hardware in HEVC decoder. The proposed techniques significantly reduce the amount of computations performed by 4×4 and 8×8 luminance prediction modes with a small comparison overhead without any PSNR and bit rate loss. We also designed and implemented a high performance intra prediction hardware for 4×4 and 8×8 angular prediction modes including the proposed techniques for HEVC video decoding using Verilog HDL, and mapped it to a Xilinx Virtex 6 FPGA. The proposed techniques significantly reduce the energy consumption of the proposed hardware on this FPGA.

Published in:

Design and Architectures for Signal and Image Processing (DASIP), 2012 Conference on

Date of Conference:

23-25 Oct. 2012