Cart (Loading....) | Create Account
Close category search window

Improving analog circuit fault diagnosis by testing points selection

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Ossowski, M. ; Tech. Univ. of Lodz, Lodz, Poland ; Korzybski, M.

This paper describes two different methods of improving the ranking list algorithm for catastrophic faults localization method. First one, based on the simulated annealing and the genetic algorithm approach, enables us to search in very large set of possible testing points. Second one is established on the invented fitness function closely related to the structure of modified GRA algorithm. Both methods enable us to investigate circuits with parameter's tolerances included. Presented simple filter-wrapper approach for finding the set of analyzed circuit features may be also used for improving any other fault function defined for the proposed ranking list method.

Published in:

Signals and Electronic Systems (ICSES), 2012 International Conference on

Date of Conference:

18-21 Sept. 2012

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.