By Topic

Neuron machine: Parallel and pipelined digital neurocomputing architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Byungik Ahn, J. ; Adv. Inst. of Technol., KT, Seoul, South Korea

Neurocomputers supporting very-large-scale artificial neural networks are in demand. In this paper, a synchronous digital neurocomputing architecture called Neuron Machine is proposed. In this architecture, memories are arranged such that data for a large number of neural connections can be stored and accessed simultaneously. This memory structure enables both parallel computation of multiple connections and pipelining of a series of computation stages, thereby exploiting a large amount of parallelism. In addition, there are no fundamental limitations on the network size and topology of the artificial neural networks that it can compute. The proposed architecture was implemented on a field-programmable gate array (FPGA), and it was demonstrated that a learning speed in excess of 70 giga connection updates per second (GCUPS) can be achieved using a single chip. This architecture can be used to implement large-scale general-purpose neuro-computers or neurochips in real-time applications.

Published in:

Computational Intelligence and Cybernetics (CyberneticsCom), 2012 IEEE International Conference on

Date of Conference:

12-14 July 2012