Scheduled System Maintenance on May 29th, 2015:
IEEE Xplore will be upgraded between 11:00 AM and 10:00 PM EDT. During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

System-level prototyping framework for heterogeneous multi-core architecture applied to biological sequence analysis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Roma, N. ; Inst. Super. Tecnico, INESC-ID, Lisbon, Portugal ; Magalhaes, P.

An event-driven prototyping and simulation framework to support the design and early development stages of an heterogeneous multi-core processing architecture is presented in this manuscript. The main focus of this parallel structure is to efficiently execute a set of widely used bio-informatics algorithms for DNA sequences alignment and processing. The conceived framework was entirely developed using the SystemC description language and allows a full parametrization of the prototyped multi-core architecture, such as the amount of computing nodes, the effective alignment throughput of each node, and the capacity and access time of the memory devices. The presented experimental results demonstrate that the conceived framework provides the system designer with a very useful preliminary evaluation of the prototyped architecture. In particular, the included evaluation demonstrates the relation between the number and performance of the computing nodes and the resulting alignment performance gain (speedup), as well as the inherent bus contention losses in the shared resources (bus and shared memory).

Published in:

Rapid System Prototyping (RSP), 2012 23rd IEEE International Symposium on

Date of Conference:

11-12 Oct. 2012