By Topic

Automatic effective verification method for distributed and concurrent systems using timed language inclusion

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Yamane, S. ; Dept. of Comput. Sci., Shimane Univ., Matsue, Japan

We propose a specification and verification method for distributed systems. We can easily specify fairness and timing constraints, and can effectively verify distributed systems by our proposed method. In order to specify fairness, an enable condition and a performed condition are attached to a finite set of states in our proposed specification method. In order to effectively verify distributed systems, we restrict the timing constraints of the timed automaton and specify timing constraints of the clock variables after they are reset to zero. We have developed a verification system based on our proposed method, and have shown its effectiveness with the timed alternating bit protocol

Published in:

Parallel and Distributed Real-Time Systems, 1997. Proceedings of the Joint Workshop on

Date of Conference:

1-3 Apr 1997