By Topic

Simple Digital Pulse Width Modulator Under 100 ps Resolution Using General-Purpose FPGAs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Daniel Costinett ; Dept. of Electr., Comput., & Energy Eng., Univ. of Colorado, Boulder, CO, USA ; Miguel Rodriguez ; Dragan Maksimovic

This letter describes a very simple implementation of a digital pulse width modulator (DPWM) under 100 ps resolution in low-cost field-programmable gate arrays (FPGAs). The implementation is based on internal carry chains and logic resources which are present in most FPGA families. The proposed approach does not require manual routing or placement, consumes few hardware resources, and does not rely heavily on specialized phase-locked loop or clock management resources. A 50-MHz switching frequency DPWM with 60-ps resolution and a 1-MHz switching frequency DPWM with 90-ps resolution are experimentally demonstrated, with monotonicity and excellent linearity.

Published in:

IEEE Transactions on Power Electronics  (Volume:28 ,  Issue: 10 )