By Topic

Hierarchical control flow matching for source-level simulation of embedded software

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Kun Lu ; Institute for Electronic Design Automation, Technische Universität München, Germany ; Daniel Müller-Gritschneder ; Ulf Schlichtmann

Source-level simulation (SLS) of embedded software annotates the source code based on the matching of the control flow graphs (CFG) between the source code and the cross-compiled binary code. However, existing SLS approaches still can not guarantee to find a matching for a CFG that is optimized by the compiler. Further, they rely on debug information, which may be unreliable. In this paper, the authors propose a hierarchical CFG matching approach to reduce the influence of compiler optimization and ambiguous debug information. This approach divides the CFGs of the source and binary code into nested regions. Then the matching of those two CFGs is performed for the regions in a top-down manner. In this way, heavy optimization or debug misinformation of certain basic blocks will not have global impact on the matching of other basic blocks. Moreover, optimized loops and branches are matched with respect to the optimization techniques used by the compiler.

Published in:

System on Chip (SoC), 2012 International Symposium on

Date of Conference:

10-12 Oct. 2012