By Topic

A hybrid chip interconnection architecture with a global wireless network overlaid on top of a wired network-on-chip

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ling Wang ; Dept. of Comput. Sci. & Technol., Harbin Inst. of Technol., Harbin, China ; Zhen Wang ; Yingtao Jiang

Multi-core platforms are emerging trends in the design of Systems-on-Chip(SoCs). Among a number of possible alternatives, the wireless network-on-chip (WNoC), enabled by the availability of miniaturized on-chip antennas, is envisioned as a revolutionary approach which may bring in significant performance gain. In this paper, we present a new WNoC architecture with a layered topology. In essence, the whole on-chip mesh-based network is divided into several subnetworks where each of these subnetworks has a wireless node sitting at its center. This architecture reduces the latency and the dynamic power consumption between two long distant nodes communication in the network and can improve the communications throughput in high traffic applications. Experiment results shows that the performance improvements are 8% and 13% respectively, compared with two other WNoC architectures.

Published in:

System on Chip (SoC), 2012 International Symposium on

Date of Conference:

10-12 Oct. 2012