By Topic

An automated framework for the simulation of mapping solutions on heterogeneous MPSoCs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Antonio Miele ; Politecnico di Milano - Dip. Elettronica e Informazione, P.zza L. da Vinci, 32 - I20133 - Italy ; Christian Pilato ; Donatella Sciuto

The efficient design of mapping solutions for heterogeneous Multi-Processor Systems-on-Chip (MPSoCs) is usually a challenging task in system-level design, in particular when the architecture integrates hardware cores. This paper proposes a SystemC simulation framework for fulfilling this task featuring (i) an automated flow for the generation of SystemC timing models for the hardware cores starting from the application source code, and, in a second step, (ii) the possibility to simulate different mapping solutions simply by changing an XML descriptor and without any interaction of the designer. The proposed framework has been then applied to a case study considering an image processing application to present the possibility to integrate it as an evaluator in design space exploration environments.

Published in:

System on Chip (SoC), 2012 International Symposium on

Date of Conference:

10-12 Oct. 2012