By Topic

A low power 6.2–8.3 GHz frequency synthesizer in SiGe BiCMOS for IEEE802.15.4a standard

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Martynenko, D. ; IHP, Frankfurt (Oder), Germany ; Fischer, G. ; Klymenko, O.

The design of the low power fully integrated frequency synthesizer for IEEE 802.15.4a standard is presented. This work focuses on the VCO and the programmable frequency divider designs; which are the tuning range, power consumption and the speed limitation blocks of the frequency synthesizer. A novel low power, wideband, load-independent VCO architecture is introduced. The key feature of the VCO is the LC tank which is isolated from external parasitic load. Further, a low power programmable frequency divider based on the triple modulus prescalers is proposed. The triple modulus prescaler realizes three modes (N/N±1) via the phase switching between the output signals of the master/slave ECL divide-by-two stage. The novel N-1 mode is achieved by modifying the phase selector control logic. In addition, the 50% duty cycle baseband clock is derived from the divider chain. The frequency of the baseband clock is equal to 499.2 MHz, regardless of the chosen channel. The measured power dissipation of the proposed frequency synthesizer is equal to 37.7 mW from the supply voltage of 2.6 V. The measured phase noise is better than -85 dBc/MHz at 1 MHz offset frequency and reference spurs is not higher than -61.8 dBc within whole available channels.

Published in:

Signals, Systems, and Electronics (ISSSE), 2012 International Symposium on

Date of Conference:

3-5 Oct. 2012