Cart (Loading....) | Create Account
Close category search window

Detailed leakage current analysis of metal–insulator–metal capacitors with ZrO2, ZrO2/SiO2/ZrO2, and ZrO2/Al2O3/ZrO2 as dielectric and TiN electrodes

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Weinreich, Wenke ; Fraunhofer Center Nanoeletronic Technologies, Koenigsbruecker Str. 180, Dresden 01099, Germany ; Shariq, Ahmed ; Seidel, Konrad ; Sundqvist, Jonas
more authors

Your organization might have access to this article on the publisher's site. To check, click on this link: 

ZrO2-based metal–insulator–metal capacitors are used in various volatile and nonvolatile memory devices as well as for buffer capacitors or radio frequency applications. Thus, process optimization and material tuning by doping is necessary to selectively optimize the electrical performance. The most common process for dielectric fabrication is atomic layer deposition which guarantees high conformity in three dimensional structures and excellent composition control. In this paper, the C–V and J–V characteristics of ZrO2 metal–insulator–metal capacitors with TiN electrodes are analyzed in dependence on the O3 pulse time revealing the optimum atomic layer deposition process conditions. Moreover, a detailed study of the leakage current mechanisms in undoped ZrO2 compared to SiO2- or Al2O3-doped ZrO2 is enclosed. Thereby, the discovered dependencies on interfaces, doping, layer thickness, and crystalline phase's enable the detailed understanding and evaluation of the most suitable material stack for dynamic random access memory devices below the 20 nm generation.

Published in:

Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures  (Volume:31 ,  Issue: 1 )

Date of Publication:

Jan 2013

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.